Abstract
This paper includes a design analysis of an inductorless low-power (LP) low-noise amplifier (LNA) with active load for Ultra Wide Band (UWB) applications. The proposed LNA consists of two parallel paths, one is the common source (CS) path and second is the CG path. The CG path has the edge advantage of improving overall Noise figure (NF) due to wide band impedance matching in UWB, while the CS path provides high power gain. A method for noise cancellation is adopted, to reduce the noise of CS path with the help of CG path. The proposed LNA successfully simulated in 90 nm CMOS technology. The results of proposed work indicate optimization at frequency 5.70 GHz with 3 dB bandwidth of 4.3 GHz–8.9 GHz. All simulations have been done for a range of frequency 03 GHz–13 GHz in Cadence virtuoso software. The results quoted 1.15 dB NF, −18.12 dB S11, 13.7 dB S21, maximum operating power gain (GP) 11.756 dB at frequency 5.7 GHz and available power gain (GA) is 10.17 dB at frequency 8.61 GHz, with 0.6 V, 0.92 mW broad band LNA.
References
[1] T.-K. Nguyen. et al., “CMOS low-noise amplifier design optimization techniques,” IEEE Trans. Microw. Theory Tech., vol. 52, no. 5pp. 1433–1442, 2004.10.1109/TMTT.2004.827014Search in Google Scholar
[2] A. Balankutty, Y. SA, Y. Feng, and K. PR. “A 0.6-V zero-IF/low-IF receiver with integrated fractional-N synthesizer for 2.4-GHz ISM-band applications,” IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 538–553, Mar. 2010.10.1109/JSSC.2009.2039827.Search in Google Scholar
[3] H. C. Chen, T. Wang, H. W. Chiu, T. H. Kao, and S. S. Lu. “0.5-V 5.6-GHz CMOS receiver subsystem,” IEEE Trans. Microw. Theory Tech., vol. 57, no. 2. pp. 329–335, Feb. 2009. 10.1109/TMTT.2008.2011165.Search in Google Scholar
[4] A. Balankutty and P. R. Kinget, “An ultra-low voltage, low-noise, high linearity 900-MHz receiver with digitally calibrated in-band feed-forward interferer cancellation in 65-nm CMOS,” IEEE J. Solid-State Circuits, vol. 46, no. 10, pp. 2268–2283, Oct. 2011. 10.1109/JSSC.2011.2161425.Search in Google Scholar
[5] M. Parvizi, K. Allidina, and M. N. El-Gamal, “A sub-mW, ultra-low-voltage, wideband low-noise amplifier design technique,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 1, no. 6, pp. 1111–1122, June 2015. 10.1109/TVLSI.2014.2334642.Search in Google Scholar
[6] A. Shameli and P. Heydari, “A novel power optimization technique for ultra-low power RFICs,” in Proc. 2006 Int. symp. Low Power Electronics Des., ACM, 2006 Oct 4, pp. 274–279. 10.1145/1165573.1165639.Search in Google Scholar
[7] J.-F. Chang and Y.-S. Lin, “0.99 mW 3–10 GHz common-gate CMOS UWB LNA using T-match input network and self-body-bias technique,” Electron. Lett., vol. 47, no. 11, pp. 658–659, 2011.10.1049/el.2011.0619Search in Google Scholar
[8] M. Parvizi, K. Allidina, and M. N. El-Gamal, “An ultra-low-power wideband inductorless CMOS LNA with tunable active shunt-feedback,” IEEE Trans. Microw. Theory Tech., vol. 64, no. 6, pp. 1843–1853, 2016.10.1109/TMTT.2016.2562003Search in Google Scholar
[9] F. Belmas, F. Hameau, and J.-M. Fournier, “A low power inductorless LNA with double ${\rm G} _ {\rm m} $ enhancement in 130 nm CMOS,” IEEE J. Solid-State Circuits, vol. 47, no. 5, pp. 1094–1103, 2012.10.1109/JSSC.2012.2185533Search in Google Scholar
[10] F. Bruccoleri, E. A. M. Klumperink, and B. Nauta, “Wide-band CMOS low-noise amplifier exploiting thermal noise canceling,” IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 275–282, 2004.10.1109/JSSC.2003.821786Search in Google Scholar
[11] W.-H. Chen et al., “A highly linear broadband CMOS LNA employing noise and distortion cancellation,” in 2007 IEEE Radio Freq. Integr. Circuits (RFIC) Symp. IEEE, 2007.10.1109/RFIC.2007.380833Search in Google Scholar
[12] J. Shim, T. Yang, and J. Jeong, “Design of low power CMOS ultra wide band low noise amplifier using noise canceling technique,” Microelectronics J., vol. 44, no. 9, pp. 821–826, 2013.10.1016/j.mejo.2013.06.001Search in Google Scholar
[13] S. C. Blaakmeer et al., “Wideband balun-LNA with simultaneous output balancing, noise-canceling and distortion-canceling,” IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1341–1350, 2008.10.1109/JSSC.2008.922736Search in Google Scholar
[14] M. Kumar and V. K. Deolia, “Performance analysis of low power LNA using particle swarm optimization for wide band application,” AEU-Int. J. Electron. Commun., vol. 111, pp. 152897, 2019.10.1016/j.aeue.2019.152897Search in Google Scholar
[15] M. Kumar and V. K. Deolia, “A wideband design analysis of LNA utilizing complimentary common gate stage with mutually coupled common source stage,” Analog Integr. Circuits Signal Process, vol. 98, no. 3, pp. 575–585, 2019.10.1007/s10470-018-1355-6Search in Google Scholar
[16] B. Guo et al., “A 0.1–1.4 GHz inductorless low-noise amplifier with 13 dBm IIP3 and 24 dBm IIP2 in 180 nm CMOS,” Mod. Phys. Lett. B, vol. 32, no. 02, pp. 1850009, 2018.10.1142/S0217984918500094Search in Google Scholar
[17] B. Guo and L. Xiaolei, “A 1.6–9.7 GHz CMOS LNA linearized by post distortion technique,” IEEE Microw. Wireless Compon. Lett., vol. 23, no. 11, pp. 608–610, 2013.10.1109/LMWC.2013.2281426Search in Google Scholar
[18] B. Guo et al., “A wideband CMOS single-ended low noise amplifier employing negative resistance technique,” Mod. Phys. Lett. B, vol. 32, no. 06, pp. 1850068, 2018.10.1142/S0217984918500689Search in Google Scholar
[19] B. Guo, G. Yang, and X. Bin, “A differential CMOS common-gate LNA linearized by cross-coupled post distortion technique,” Frequenz, vol. 68, no. 5–6, pp. 235–241, 2014.10.1515/freq-2013-0146Search in Google Scholar
[20] B. Guo, G. Yang, and A. Shiquan, “A wideband noise-canceling CMOS LNA using cross-coupled feedback and bulk effect,” Frequenz, vol. 68, no. 5–6, pp. 243–249, 2014.10.1515/freq-2013-0160Search in Google Scholar
[21] H. Wang, L. Zhang, and Z. Yu., “A wideband inductorless LNA with local feedback and noise cancelling for low-power low-voltage applications,” IEEE Trans. Circuits Syst. Regul Pap., vol. 57, no. 8, pp. 1993–2005, 2010.10.1109/TCSI.2010.2042997Search in Google Scholar
[22] H.-T. Chou, S.-W. Chen, and H.-K. Chiou, “A low-power wideband dual-feedback LNA exploiting the gate-inductive bandwidth/gain-enhancement technique,” in 2013 IEEE MTT-S Int. Microw. Symp. Digest (MTT). IEEE, 2013.10.1109/MWSYM.2013.6697349Search in Google Scholar
[23] J. Y.-C. Liu et al., “A wideband inductorless single-to-differential LNA in $0.18\mu {\rm m} $ CMOS technology for digital TV receivers,” IEEE Microw. Wireless Compon. Lett., vol. 24, no. 7, pp. 472–474, 2014.10.1109/LMWC.2014.2316495Search in Google Scholar
[24] C.-F. Liao and S.-I. Liu, “A broadband noise-canceling CMOS LNA for 3.1–10.6-GHz UWB receivers,” IEEE J. Solid-State Circuits, vol. 42, no. 2, pp. 329–339, 2007.10.1109/JSSC.2006.889356Search in Google Scholar
[25] J. Kim, S. Hoyos, and J. Silva-Martinez, “Wideband common-gate CMOS LNA employing dual negative feedback with simultaneous noise, gain, and bandwidth optimization,” IEEE Trans. Microw. Theory Tech., vol. 58, no. 9, pp. 2340–2351, 2010.10.1109/TMTT.2010.2057790Search in Google Scholar
[26] J. Kim and J. Silva-Martinez, “Wideband inductorless balun-LNA employing feedback for low-power low-voltage applications,” IEEE Trans. Microw. Theory Tech., vol. 60, no. 9, pp. 2833–2842, 2012.10.1109/TMTT.2012.2206825Search in Google Scholar
© 2020 Walter de Gruyter GmbH, Berlin/Boston