

List of tables

Table 1.1	Machine configuration: Intel Xeon [*] Scalable Processor. — 9
Table 1.2	Machine configuration: Marvell ThunderX2 [*] Processor. — 9
Table 1.3	Machine configuration: AMD EPYC [*] Processor. — 9
Table 2.1	Marvell TX3 SMT overall throughput. — 45
Table 2.2	Marvell TX3 SMT per-thread performance. — 45
Table 3.1	Dependencies between instructions. — 56
Table 3.2	State transitions of the MESI coherency protocol. — 80
Table 3.3	Normalized memory access time. — 88
Table 4.1	Lines of code in the LLVM clang compiler (version 9.0.0). — 91
Table 6.1	Failing interleaving for the linked-list example of Listing 6.1. — 147
Table 6.2	Geometric mean lock performance of one and eight locks. — 170
Table 6.3	Geometric mean performance of one and eight locks with TTAS e^x . — 176
Table 7.1	Racy barrier execution. — 207
Table 7.2	Incomplete hypercube barrier communication example. — 212
Table 7.3	Dissemination barrier knowledge propagation. — 215
Table 7.4	Fixed and dynamic binary trees: maximum entries vs. depth. — 217
Table 7.5	Accumulation from left or right. — 221
Table 7.6	Barrier summary. — 226
Table 8.1	Scheduling experiment iteration times. — 253
Table 9.1	Task poll fundamental operations. — 261
Table 9.2	Complexity classes of accesses to a task pool with priorities. — 299

