

## Research article

Wenjun Liu\*, Hemei Zheng, Kahwee Ang, Hao Zhang, Huan Liu, Jun Han, Weiguo Liu, Qingqing Sun\*, Shijin Ding and David Wei Zhang\*

# Temperature-stable black phosphorus field-effect transistors through effective phonon scattering suppression on atomic layer deposited aluminum nitride

<https://doi.org/10.1515/nanoph-2020-0075>

Received January 31, 2020; revised February 26, 2020; accepted February 26, 2020

**Abstract:** Black phosphorus (BP) shows great potential in electronic and optoelectronic applications; however, maintaining the stable performance of BP devices over temperature is still challenging. Here, a novel BP field-effect transistor (FET) fabricated on the atomic layer deposited AlN/SiO<sub>2</sub>/Si substrate is demonstrated. Electrical measurement results show that BP FETs on the AlN substrate possess superior electrical performance compared with those fabricated on the conventional SiO<sub>2</sub>/Si substrate. It exhibits a large on-off current ratio of  $5 \times 10^8$ , a low subthreshold swing of  $< 0.26$  V/dec, and a high normalized field-effect carrier mobility of  $1071 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  in the temperature range from 77 to 400 K. However, these stable electrical performances are not found in the BP FETs on SiO<sub>2</sub>/Si substrate when the temperature increases up to 400 K; instead, the electrical performance of BP FETs on the SiO<sub>2</sub>/Si substrate degrades drastically. Furthermore, to gain a physical understanding on the stable performance of BP FETs on the AlN substrate, low-frequency noise analysis was performed, and it revealed that the AlN film

plays a significant role in suppressing the lattice scattering and charge trapping effects at high temperatures.

**Keywords:** black phosphorus; atomic layer deposition; field-effect transistor; low-frequency noise; interface state.

## 1 Introduction

Two-dimensional materials such as graphene and transition metal dichalcogenides have been considered as promising candidates for next-generation electronic devices [1–8]. Graphene has an extremely high carrier mobility; however, its application on low power consumption circuits is severely limited because of the absence of an intrinsic energy bandgap [1–3]. On the other side, transition metal dichalcogenides based field-effect transistors (FETs) with moderate bandgap (e.g. MoS<sub>2</sub>, WSe<sub>2</sub>, and WS<sub>2</sub>) always suffer from a low field-effect mobility because of the imperfection of source/drain metal contacts [4–6]. Recently, black phosphorus (BP) has attracted intensive interests because of its unique physical and electrical properties. BP is the most stable allotrope of phosphorus, and unlike graphene, it has a direct bandgap varying from 0.3 eV for bulk to 1.8 eV for monolayer [7]. Currently, typical BP FETs show a high carrier mobility of up to  $1000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , an on/off current ratio larger than  $10^5$ , showing their great potential for future applications in electronic and optoelectronic devices [7–21].

Nevertheless, BP reacts easily with water and oxygen; thus, the performance and stability of BP FETs are significantly affected by the ambient conditions [22]. At present, several approaches have been proposed to improve the BP stability against water and oxygen, such as covering BP by stacking *h*-BN [23], capping Al<sub>2</sub>O<sub>3</sub> [24–27], atomistic fluorination [28], ligand surface coordination [29, 30], and covalent aryl diazonium functionalization [31]. However, the interface property between the BP and gate oxide attracts less attention, although it is also one of the critical factors limiting the device performance and stability.

\*Corresponding authors: Wenjun Liu, Qingqing Sun and David Wei Zhang, State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai 200433, China, e-mail: wjliu@fudan.edu.cn (W. Liu); qqsun@fudan.edu.cn (Q. Sun); dwzhang@fudan.edu.cn (D.W. Zhang). <https://orcid.org/0000-0003-4217-8838> (W. Liu)

**Hemei Zheng and Shijin Ding:** State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai 200433, China

**Kahwee Ang:** Department of Electrical and Computer Engineering, National University of Singapore, Singapore 117583, Singapore. <https://orcid.org/0000-0003-1919-3351>

**Hao Zhang:** Key Laboratory of Micro and Nano Photonic Structures, Department of Optical Science and Engineering, Fudan University, Shanghai 200433, China

**Huan Liu, Jun Han and Weiguo Liu:** School of Optoelectronic Engineering, Xi'an Technological University, Xi'an 710021, China

Theoretically, the intrinsic hole mobility of the few-layer BP at room temperature can exceed  $5000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , and the intrinsic electron mobility can also reach  $1000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  [32], although the field-effect mobility achieved in practical was far less than its theoretical prediction. Similar observations are also reported in other two-dimensional materials [33–40]. Currently, the understanding of these mobility degradations is that the carriers' motion is constrained in the atomic-layer thickness region, which is more easily affected by the surface condition than that of bulk materials. Therefore, it is necessary to explore a better interface to solve this critical problem that affects the electrical performance and application of BP FETs.

Up to now, Coulomb scattering and lattice scattering are considered as two major factors that weaken the carrier transport and field-effect mobility [33–35, 41]. Therefore, to mitigate the carrier mobility degradation, one approach is to improve the interface quality, which can be achieved by reducing the impurities and interface defects between channel material and dielectric layer. In the meanwhile, improved material and dielectric layer are also helpful to alleviate the impact of lattice scattering by choosing substrate or capping layer materials with higher surface phonon energy. In previous studies, the high surface phonon energy material such as hexagonal boron nitride (*h*-BN), which has the surface phonon energy of 101 meV [35], was regarded as the ideal substrate for many two-dimensional materials. However, the preparation of high-quality and wafer-scale *h*-BN is highly challenging. Other materials with high surface phonon energy such as the diamond-like carbon and SiC, whose surface phonon energy exceeds 100 meV, were also limited by the high cost and immature preparation technology. While aluminum nitride (AlN) owns a higher surface phonon energy than conventional substrates such as  $\text{SiO}_2$  and  $\text{Al}_2\text{O}_3$  [33, 35], it can be grown by atomic layer deposition or sputtering in a wafer scale, which is highly compatible with the existing main stream process [33, 42–46]. All these merits put AlN to be an attractive substrate for high-performance BP electronics.

Low-frequency noise (LFN) is a significant index to evaluate the device performance, and it is critical to gain the underlying mechanism of the LFN characteristic in achieving highly sensitive and stable devices. Na et al. investigated the charge transport characteristic of BP FETs before and after  $\text{Al}_2\text{O}_3$  passivation by measuring the  $1/f$  noise, the carrier fluctuation model related to the charge trapping/detrapping process was applied to explain the LFN behavior of the n- and p-branches of the BP devices [47–50]. In this work, we fabricated BP FETs on AlN/ $\text{SiO}_2$ /Si substrates, thereafter the electrical characteristic under


different temperatures was characterized to evaluate its interface property and stability. To explore the underlying mechanism of excellent stability of BP FETs on AlN substrates, low-frequency noise was performed to examine the dominant current noise fluctuations. Moreover, the interfacial charge densities as a function of temperature are also evaluated quantitatively for comparison of two different interfaces.

## 2 Experimental section

Heavily doped p-type silicon wafers (resistivity  $<0.005 \Omega \text{ cm}$ ) with 285 nm thermal oxide were used as the conventional  $\text{SiO}_2$ /Si substrate, and the AlN thin-film was grown on the  $\text{SiO}_2$ /Si substrate by atomic layer deposition (ALD, Beneq TFS200) at  $200^\circ\text{C}$  using Beneq TFS200. Few-layer BP flakes were mechanically exfoliated from bulk BP (purity = 99.998%, Smart Elements) and transferred onto the substrate using polydimethylsiloxane for fewer residuum. Then, the poly methyl methacrylate was spin-coated as e-beam lithography (EBL, 6300FS, JEOL) photoresist for the definition of source and drain contacts, and electrodes of Ni (20 nm)/Au (80 nm) were formed using e-beam evaporation and followed by a lift-off process. A 30 nm ALD  $\text{Al}_2\text{O}_3$  passivation was capped on the backside of the BP channel to form the isolation between BP and air ambient. No annealing process was performed. The roughness of AlN films and thickness of BP were measured by atomic force microscopy (AFM, Bruker Icon). The composition measurement of AlN films was performed with X-ray photoelectron spectroscopy (XPS, AXIS Ultra DLD, Shimadzu). The electrical characteristics of BP FETs at low temperatures were measured on a semiconductor parameter analyzer (Keysight B1500A) with a cryogenic probe station in vacuum. Low-frequency noise measurements were carried out using Industry's Fast  $1/f$  Noise System (PDA NC300A). Raman spectroscopy measurements were performed using LabRAM HR800 (Horiba Jobin Yvon) with an excitation wavelength of 532 nm at room temperature in the ambient air, where the Raman spectral resolution was  $1.1 \text{ cm}^{-1}$ .

## 3 Results and discussion

Figure 1A–D show the optical and AFM images of BP FETs fabricated on bare  $\text{SiO}_2$ (285 nm)/Si and AlN(10 nm)/ $\text{SiO}_2$ (285 nm)/Si substrates (henceforth named Device S and Device A, respectively). The structures of the




**Figure 1:** The AFM, Raman and XPS characterizations of the fabricated BP devices.

Optical microscope image of fabricated devices on (A) AlN/SiO<sub>2</sub>/Si and (C) SiO<sub>2</sub>/Si substrates. Atomic force microscope (AFM) image and the extracted thickness of BP channel for devices on (B) AlN/SiO<sub>2</sub>/Si and (D) SiO<sub>2</sub>/Si substrates. (E) Raman spectrum of few-layer black phosphorus as exfoliated; one out-of-plane mode (A<sub>1g</sub>) and two in-plane modes (A<sub>2g</sub> and B<sub>2g</sub>) of few-layer BP can be clearly observed. (F) XPS of atomic-layer-deposited AlN film.

aforementioned BP devices are schematically illustrated in Figure S1. The extracted BP channel thicknesses of both devices are comparable, i.e. 7.8 nm for Device S and 7.6 nm for Device A, which were confirmed by AFM. The gate capacitance of the hybrid substrate is roughly 1.3% smaller than that of the SiO<sub>2</sub> substrate; hence, the impact on the carrier density modulated electrostatically by a given gate bias can be negligible. In addition, the AFM measurements of the two substrates also exhibit comparable surface roughness, as shown in Figure S1, indicating an excellent uniformity of the AlN film. This is important to eliminate the effect of surface roughness on the electrical characteristic. Figure 1E shows the Raman spectrum of as-exfoliated few-layer BP, which is consistent with previous observations [51–53]. The XPS analysis of AlN substrate (Figure 1F) obtained spectrum peaks of Al 2p at 73.9 eV and N 1s at 397.0 eV, corresponding to the Al-N bonds [54]. The atomic ratio of Al/N elements is 1.2, calculated with peak area divided by relative sensitivity factors, which is close to the chemical stoichiometric of AlN. A 30 nm Al<sub>2</sub>O<sub>3</sub> film was capped, via ALD, at the backside of the BP channel for two reasons: (i) to protect the BP FETs from degradation caused by O<sub>2</sub> and H<sub>2</sub>O in the

ambient, and (ii) to isolate the charge trapping from the surroundings.

To figure out the difference between Device S and Device A, electrical measurement was carried out against temperature. It is shown that both BP FETs exhibited excellent performance in the low-temperature region, i.e. a high on-current ( $I_{\text{on}}$ ) of 1  $\mu\text{A}/\mu\text{m}$ , a low off-current ( $I_{\text{off}}$ ) of  $5.13 \times 10^{-10}$   $\mu\text{A}/\mu\text{m}$ , and a high on/off current ratio over  $1.3 \times 10^9$ . Additionally, a very small subthreshold swing (SS) of less than 0.26 V/dec was observed, surpassing most of BP FETs ever reported [5–7, 55]. As it can be seen in Figure 2A and B, both devices exhibited ambipolar transport characteristics. Compared with Device S, Device A showed a weaker n-type transport under all temperatures, and the maximum current of p-type conduction was 4 orders of magnitude larger than that of n-type at 77 K. Device S, however, showed the same order of maximum current in both n- and p-type conduction. As the temperature increases, the current minimum of Device A shifts toward the more positive bias region, implying that its p-type conduction is prone to be deteriorated. It appears that the AlN substrate facilitates the transport of holes, and thus, it is suitable for the realization of unipolar FETs.




**Figure 2:** Temperature dependent electrical characteristics of BP FETs on two substrates.

$I_d$ - $V_g$  characteristics as a function of temperature from 77 to 400 K for BP FETs on (A) AlN/SiO<sub>2</sub>/Si and (B) bare SiO<sub>2</sub>/Si substrates.

A drastic degradation in electrical performance of Device S is observed in the high-temperature region of over 250 K. The  $I_{on}$  of Device S decreases by 30 times with the temperature increasing from 77 to 400 K ( $\sim 0.05 \mu\text{A}/\mu\text{m}$ ), thus reducing the on/off current ratio from  $5 \times 10^8$  to less than 5, as shown in Figure 3A and C. In contrast, the  $I_{on}$  of Device A remains quite stable up to a high temperature of 400 K ( $\sim 1 \mu\text{A}/\mu\text{m}$ ). Meanwhile, Device A also exhibits

a consistently lower  $I_{off}$  in the entire temperature range, compared with Device S, as plotted in Figure 3B. The on/off current ratio of Device A at 400 K is larger than 400, approximately a hundred times larger than that of Device S. Moreover, the SS of Device A shows a better performance with respect to Device S, as shown in Figure 3D. It is observed that the SS of the latter increases to 27.6 V/dec at 400 K, which is 150 times of the smallest value at 77 K.




**Figure 3:** The device parameters for BP FETs as a function of temperature.

Temperature evolution of (A) on currents, (B) off currents, (C) on-off current ratio, and (D) subthreshold swing of BP FETs on different substrates extracted from  $I_d$ - $V_g$  curves.

However, the temperature dependence of mobility remains largely unchanged except for the slope at high temperatures. Therefore, the drastic difference between Device S and Device A is mainly due to the charge traps, which introduce an exponential term with temperature due to the thermal excitation of carriers to the conduction band.

Figure 4 depicts the field-effect mobility ( $\mu_{FE}$ ) of two types of devices as a function of temperature ranging from 77 to 400 K. Contact resistance is calculated and decoupled from the total resistance [56], assuming that the channels were fully conducting at high  $V_{gs}$ . The  $\mu_{FE}$  of BP FETs can be estimated by using the following equation [6, 7, 27]:

$\mu_{FE} = \frac{g_m L}{WC_{ox} V_{ds}}$ , where  $L$  and  $W$  represent the channel length and width, respectively. The transconductance ( $g_m$ ) equals to  $\Delta I_{ds} / \Delta V_{gs}$ ,  $C_{ox}$  is 11.95 nF/cm<sup>2</sup> for the AlN/SiO<sub>2</sub> and 12.11 nF/cm<sup>2</sup> for the bare SiO<sub>2</sub>. At 77 K, the highest  $\mu_{FE}$  observed for hybrid and bare SiO<sub>2</sub> substrates are 1071 and 721 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, respectively. Presently, it is believed that the mobility can be limited by Coulomb impurities (CI) scattering, lattice scattering, charge traps, and defects, which is similar to that of other two-dimensional materials [33, 34, 57]. At temperature below 120 K, CI scattering plays the dominant role in limiting the mobility of BP FETs, whereas at high temperature above 120 K, the surface phonon (or lattice scattering) dominates [41]. The mobility of both BP




**Figure 4:** Field-effect mobility ( $\mu_{FE}$ ) of BP FETs on AlN/SiO<sub>2</sub>/Si and SiO<sub>2</sub>/Si substrates as a function of temperature. The mobility was suppressed because of phonon scattering limited transport, which follows  $\mu_{FE} \sim T^{-\theta}$ , where the exponent depends on the dominant scattering mechanism. The dashed lines are fitting results according to this law, where the  $\theta$  is about 0.2~0.3 at low temperatures within 77–250 K and increases rapidly at high temperatures, indicating the intense phonon scattering between carriers and lattice. The  $\theta$  for BP FETs on the AlN substrate is much smaller than that on the SiO<sub>2</sub> substrate, suggesting a modest scattering intensity at the interface between AlN and BP.

FETs degrades with increasing temperature; in particular, Device S suffers a pronounced mobility degradation of nearly 2 orders of magnitude at high temperatures. In contrast, Device A shows only less than 1 order of magnitude in degradation. The mobility was suppressed because of phonon scattering, which limits the holes transport accordingly by  $\mu_{FE} \sim T^{-\theta}$ , where the exponent  $\theta$  depends on the dominant scattering mechanism. The dashed lines were fitted according to  $\mu_{FE} \sim T^{-\theta}$ , where  $\theta = 0.2 \sim 0.3$  at low temperatures (77–250 K) and increases rapidly at high temperatures, suggesting that the phonon scattering between carriers and lattice intensifies with increasing temperature. The  $\theta$  of Device A is smaller than that of Device S, signifying a modest scattering intensity at the interface between AlN and BP. The intense scattering between carriers and lattice under the high temperature severely degrades the mobility. Note that the irreversible degradation of device performance can be negligible at high temperature, which can be seen in Figure S2. Considering AlN film's properties with high dielectric constant of 9.14 and surface phonon energy of 83.6 meV, which is relatively larger than that of SiO<sub>2</sub> (3.9 and 59 meV) [33, 35], the much higher carrier mobility of Device A at high temperatures could be attributed to the high surface phonon energy and less charge traps and defects in the AlN film [33, 43].

We further implemented the LFN measurements for two types of devices at high temperatures above 300 K. LFN, also known as  $1/f$  noise, is a significant way to measure a device's performance, particularly for its interface properties. The power spectral density of the current noise  $S_I$  for  $1/f$  noise takes a general form as follows [58]:

$$S_I = \frac{KI^\beta}{f^\gamma} \quad (1)$$

where  $K$  is a constant value,  $\beta$  is a current exponent of  $\sim 2$ , and  $S_I$  is proportional to  $1/f^\gamma$  with  $\gamma$  ranging from 0.7 to 1.3 [58]. The transfer characteristics of these two devices are shown in Figure S3. Figure S4 shows the LFN characteristic of Device A and Device S under various gate voltage ranging from  $-40$  to  $40$  V ( $V_{ds} = 0.5$  V) at room temperature. It can be seen that the measured  $S_{id}/I_d^2$  curves are well matched with  $1/f$ . The same measurements were also performed at temperatures of 325–400 K. The  $\gamma$  was extracted from the slope of fitting lines under various temperatures and gate biases as shown in Figure 5. It is observed that Device A shows a much smaller variation with temperature, indicating a more stable performance compared with Device S. The  $\gamma$  value indicates the trap location, i.e.  $\gamma < 1$  indicates that a trap density is likely near the channel interface and vice versa for  $\gamma > 1$  [58, 59]. As the



**Figure 5:** LFN characteristics of BP FETs as functions of frequency and temperature. The value of  $\gamma$  extracted from the slope of fitting lines of LFN for BP FETs on (A) AlN/SiO<sub>2</sub>/Si and (B) SiO<sub>2</sub>/Si at different temperatures and gate biases.

temperature rises, the  $\gamma$  of Device S is observed more than once, suggesting that the deep traps in SiO<sub>2</sub> dielectric were activated. However, the  $\gamma$  of Device A remains almost unchanged.

There are two widely accepted mechanisms to explain the  $1/f$  noise in the field-effect transistors [60, 61]. One associated with the fluctuations of carrier mobility is known as the Hooge noise model [58, 60], and the other related to the carrier number fluctuations is known as the McWorther model [58, 61]. Our results show that in the p-branch of both types of BP FETs, the LFN in the subthreshold region obeys the carrier number fluctuations model, whereas in the liner region, it follows the fluctuations of the carrier mobility model. In contrast, in the n-branch of the BP FETs on the SiO<sub>2</sub> substrates, the LFN is mainly caused by the fluctuation of carrier mobility, as detailed in Figures S5 and S6. Based on these observations, we separated the region into linear and subthreshold portions for further discussion.

The pFETs noise behaviors in subthreshold (Figure 6A and B) and linear (Figure 6C and D) regions were examined quantitatively. Under various temperatures, the noise levels of Device A were observed more consistent than that of Device S. The noise level of the latter is initially similar to Device A at room temperature, but it increases by several orders of magnitude at high temperature. The carrier mobility fluctuation is mainly caused by lattice or

phonon scattering of the carrier, and it is often well fitted in the linear region as follows [60, 61]:

$$\frac{S_{fd}}{I_d^2} = \frac{\alpha_H}{fN} \quad (2)$$

where  $\alpha_H$  is the Hooge parameter depending on the crystal quality. A high-quality material often exhibits smaller  $\alpha_H$  ranging from  $10^{-1}$  to  $10^{-7}$ . With  $N = \frac{Q_i}{q}$  and  $Q_i = C_{ox}(V_{gs} - V_T)$ , the equation above can be written as follows:


$$\frac{S_{fd}}{I_d^2} = \frac{q\alpha_H}{fWLC_{ox}(V_{gs} - V_T)} \quad (3)$$

Carrier number fluctuation is mainly attributed to the trapping-detrapping process, which is associated with the subthreshold region. The trap density ( $N_t$ ) can be estimated by the following equation derived from the McWorther model [58, 61]:

$$N_t = \frac{S_{fd} f^\gamma WLC_{ox}^2 (V_{gs} - V_T)^2}{I_d^2 q^2 kT \lambda} \quad (4)$$

where  $\lambda$  is the tunneling attenuation length in the gate oxide ( $\approx 1 \text{ \AA}$ ). The interface trap density  $N_{it}$  can be deduced with  $N_t = \lambda N_{it}$ .


The Hooge parameter in the linear region and the charge trapped density in the subthreshold region were



**Figure 6:** The extracted  $\gamma$  for BP FETs at different temperatures and gate biases. Low-frequency noise (LFN) characteristics of BP FETs as a function of frequency and temperature on substrate of (A) AlN/SiO<sub>2</sub>/Si and (B) SiO<sub>2</sub>/Si in the subthreshold region ( $V_g = -5$  V), and (C) AlN/SiO<sub>2</sub>/Si and (D) bare SiO<sub>2</sub>/Si in the linear region ( $V_g = -40$  V).

depicted in Figure 7A and B, respectively. The  $\alpha_H$  of Device A is observed at around  $5 \times 10^{-4}$  at 300 K and above, whereas  $\alpha_H$  of Device S is observed to increase drastically at 350 K. A small  $\alpha_H$  indicates a modest lattice scattering even at high temperature. Similarly, the  $N_{it}$  in the subthreshold region follows the same characteristic as  $\alpha_H$  in Figure 7A, which remains at  $\sim 10^{12}$  with an increased

temperature, as shown in Figure 1B. This is within the interface trap density range in semiconductors and insulators [47, 62, 63]. As for BP FETs on the SiO<sub>2</sub> substrate, the  $N_{it}$  increases drastically by 3 orders of magnitudes at 400 K. These observations suggest that the AlN interlayer, with higher surface phonon energy and electrical constant, suppresses the lattice scattering effect and reduces



**Figure 7:** Comparison of calculated  $\alpha_H$  and  $N_{it}$  for BP FETs on two substrates.

Comparison of (A) Hooqe parameter ( $\alpha_H$ ) in the linear region and (B) interface charge trapped density ( $N_{it}$ ) in the subthreshold region of BP FETs on different substrates calculated according to the Hooqe noise model and the McWorther model, respectively.

the charge trapping impact at high temperature, thus contributing to a stable carrier mobility performance.

## 4 Conclusion

In summary, it is demonstrated that BP FETs fabricated on the AlN/SiO<sub>2</sub>/Si substrate exhibit superior electrical characteristics compared with those fabricated on the conventional SiO<sub>2</sub>/Si substrate. The former shows a better on/off current ratio, a lower subthreshold swing, and a higher carrier mobility. Furthermore, it shows that the electrical performance of the BP FETs on the AlN/SiO<sub>2</sub>/Si substrate is relatively stable even at high temperatures of up to 400 K, whereas the electrical performance of the BP FETs on the SiO<sub>2</sub>/Si substrate degrades drastically. The improved performance is attributed to the presence of the AlN film possessing higher surface phonon energy, therefore effectively suppressing the lattice scattering effect at high temperature. This explanation is further supported by low-frequency noise analysis. It is observed that the BP FETs on the AlN substrate show stable  $\alpha_H$  and interface trap density  $N_{it}$  from 77 to 400 K, indicating that the lattice scattering and charge trapping at the interface are insensitive to the high temperature. As a result, the BP FETs on the AlN substrate with a more stable carrier mobility performance compared with that on the SiO<sub>2</sub> substrate are achieved in this work.

**Acknowledgments:** The authors would like to acknowledge the financial support by the National Natural Science Foundation of China (no. 61774041, funder id: <http://dx.doi.org/10.13039/501100001809>), Guangdong Province Key Technologies Research and Development Program

(no. 2019B010128001), and Shanghai Science and Technology Innovation Program (no. 19520711500).

## References

- [1] Novoselov KS, Geim AK, Morozov SV, et al. Electric field effect in atomically thin carbon films. *Science* 2004;306:666–9.
- [2] Novoselov KS, Fal'ko VI, Colombo L, Gellert PR, Schwab MG, Kim K. A roadmap for graphene. *Nature* 2012;490:192–200.
- [3] Geim AK, Novoselov KS. The rise of graphene. *Nat Mater* 2007;6:183–91.
- [4] Choi W, Choudhary N, Han GH, Park J, Akinwande D, Lee YH. Recent development of two-dimensional transition metal dichalcogenides and their applications. *Mater Today* 2017;20:116–30.
- [5] Koenig SP, Doganov RA, Schmidt H, Castro Neto AH, Özyilmaz B. Electric field effect in ultrathin black phosphorus. *Appl Phys Lett* 2014;104:103106.
- [6] Liu H, Neal AT, Zhu Z, et al. Phosphorene: an unexplored 2D semiconductor with a high hole mobility. *ACS Nano* 2014;8:4033–41.
- [7] Li L, Yu Y, Ye GJ, et al. Black phosphorus field-effect transistors. *Nat Nanotechnol* 2014;9:372–7.
- [8] Wang QH, Kalantar-Zadeh K, Kis A, Coleman JN, Strano MS. Electronics and optoelectronics of two-dimensional transition metal dichalcogenides. *Nat Nanotechnol* 2012;7:699–712.
- [9] Buscema M, Groenendijk DJ, Blanter SI, Steele GA, van der Zant HSJ, Castellanos-Gomez A. Fast and broadband photoresponse of few-layer black phosphorus field-effect transistors. *Nano Lett* 2014;14:3347–52.
- [10] Engel M, Steiner M, Avouris P. Black phosphorus photodetector for multispectral, high-resolution imaging. *Nano Lett* 2014;14:6414–7.
- [11] Viti L, Hu J, Coquillat D, et al. Black phosphorus terahertz photodetectors. *Adv Mater* 2015;27:5567–72.
- [12] Yuan H, Liu X, Afshinmanesh F, et al. Polarization-sensitive broadband photodetector using a black phosphorus vertical p-n junction. *Nat Nanotechnol* 2015;10:707–13.

- [13] Dai J, Zeng XC. Bilayer phosphorene: effect of stacking order on bandgap and its potential applications in thin-film solar cells. *J Phys Chem Lett* 2014;5:1289–93.
- [14] Sorkin V, Cai Y, Ong Z, Zhang G, Zhang YW. Recent advances in the study of phosphorene and its nanostructures. *Crit Rev Solid State* 2017;42:1–82.
- [15] Xiang Q, Yu J. Graphene-based photocatalysts for hydrogen generation. *J Phys Chem Lett* 2013;4:753–9.
- [16] Tian H, Guo Q, Xie Y, et al. Anisotropic black phosphorus synaptic device for neuromorphic applications. *Adv Mater* 2016;28:4991–7.
- [17] Li LK, Kim J, Jin CH, et al. Direct observation of the layer-dependent electronic structure in phosphorene. *Nat Nanotechnol* 2017;12:21–5.
- [18] Huang SY, Zhang GW, Fan FR, et al. Strain-tunable van der Waals interactions in few-layer black phosphorus. *Nat Commun* 2019;10:2447.
- [19] Huang L, Dong B, Guo X, et al. Waveguide-integrated black phosphorus photodetector for mid-infrared applications. *ACS Nano* 2019;13:913–21.
- [20] Chen X, Lu X, Deng B, et al. Widely tunable black phosphorus mid-infrared photodetector. *Nat Commun* 2017;8:1672.
- [21] Xia F, Wang H, Hwang JCM, Neto AHC, Yang L. Black phosphorus and its isolectronic materials. *Nat Rev Phys* 2019;1:306–17.
- [22] Favron A, Gaufrès E, Fossard F, et al. Photooxidation and quantum confinement effects in exfoliated black phosphorus. *Nat Mater* 2015;14:826–32.
- [23] Avsar A, Vera-Marun IJ, Tan JY, et al. Air-stable transport in graphene-contacted, fully encapsulated ultrathin black phosphorus-based field-effect transistors. *ACS Nano* 2014;9:4138–45.
- [24] Luo X, Rahbariagh Y, Hwang JCM, Liu H, Du Y, Ye PD. Temporal and thermal stability of  $\text{Al}_2\text{O}_3$ -passivated phosphorene MOS-FETs. *IEEE Electr Device Lett* 2014;35:1314–6.
- [25] Wood JD, Wells SA, Jariwala D, et al. Effective passivation of exfoliated black phosphorus transistors against ambient degradation. *Nano Lett* 2014;14:6964–70.
- [26] Illarionov YY, Walzl M, Rzepa G, et al. Long-term stability and reliability of black phosphorus field-effect transistors. *ACS Nano* 2016;10:9543–9.
- [27] Zheng HM, Gao J, Sun SM, et al. Effects of  $\text{Al}_2\text{O}_3$  capping and post-annealing on the conduction behavior in few-layer black phosphorus field-effect transistors. *IEEE J Electron Devices Soc* 2018;6:320–4.
- [28] Tang X, Liang W, Zhao J, et al. Fluorinated phosphorene: facile synthesis, atomistic fluorination, and enhanced stability. *Small* 2017;13:1702739.
- [29] Guo ZN, Chen S, Wang Z, et al. Metal-ion-modified black phosphorus with enhanced stability and transistor performance. *Adv Mater* 2017;29:1703811.
- [30] Zhao YT, Wang HY, Huang H, et al. Surface coordination of black phosphorus for robust air and water stability. *Angew Chem* 2016;55:5003–7.
- [31] Ryder CR, Wood JD, Wells SA, et al. Covalent functionalization and passivation of exfoliated black phosphorus via aryl diazonium chemistry. *Nat Chem* 2016;8:597–602.
- [32] Bhimanapati GR, Lin Z, Meunier V, et al. Recent advances in two-dimensional materials beyond graphene. *ACS Nano* 2015;9:11509–39.
- [33] Oh JG, Hong SK, Kim CK, et al. High performance graphene field effect transistors on an aluminum nitride substrate with high surface phonon energy. *Appl Phys Lett* 2014;104:193112.
- [34] Cui Y, Xin R, Yu Z, et al. High-performance monolayer  $\text{WS}_2$  field-effect transistors on high- $\kappa$  dielectrics. *Adv Mater* 2015;27:5230–4.
- [35] Bhattacharjee S, Ganapathi KL, Chandrasekar H, et al. Nitride dielectric environments to suppress surface optical phonon dominated scattering in high-performance multilayer  $\text{MoS}_2$  FETs. *Adv Electron Mater* 2017;3:1600358.
- [36] Huang WC, Xie ZJ, Fan TJ, et al. Black-phosphorus-analogue tin monosulfide: an emerging optoelectronic two-dimensional material for high-performance photodetection with improved stability under ambient/harsh conditions. *J Mater Chem C* 2018;6:9582–93.
- [37] Huang WC, Jiang XT, Wang YZ, et al. Two-dimensional beta-lead oxide quantum dots. *Nanoscale* 2018;10:20540–7.
- [38] Xing CY, Chen X, Huang WC, et al. Two-dimensional lead monoxide: facile liquid phase exfoliation, excellent photoresponse performance, and theoretical investigation. *ACS Photon* 2018;5:5055–67.
- [39] Huang WC, Xing CY, Wang YZ, et al. Facile fabrication and characterization of two-dimensional bismuth (iii) sulfide nanosheets for high-performance photodetector applications under ambient conditions. *Nanoscale* 2018;10:2404–12.
- [40] Huang WC, Zhang Y, You Q, et al. Enhanced photodetection properties of tellurium@selenium roll-to-roll nanotube heterojunctions. *Small* 2019;15:1900902.
- [41] Prakash A, Cai Y, Zhang G, Zhang Y, Ang KW. Black phosphorus n-type field-effect transistor with ultra-high electron mobility via aluminum adatoms doping. *Small* 2017;13:1602909.
- [42] Collins AT, Lightowler EC, Dean PJ. Lattice vibration spectra of aluminum nitride. *Phys Rev* 1967;158:833–8.
- [43] Chen J, Jang C, Xiao S, Ishigami M, Fuhrer MS. Intrinsic and extrinsic performance limits of graphene devices on  $\text{SiO}_2$ . *Nat Nanotechnol* 2008;3:206–9.
- [44] Haratipour N, Robbins MCS, Koester J. Black phosphorus p-MOSFETs with 7-nm  $\text{HfO}_2$  gate dielectric and low contact resistance. *IEEE Electron Device Lett* 2015;36:411–3.
- [45] Ong Z, Cai Y, Zhang G, Zhang Y. Strong thermal transport anisotropy and strain modulation in single-layer phosphorene. *J Phys Chem C* 2014;118:25272–7.
- [46] Liu H, Neal AT, Si M, Du Y, Ye PD. The effect of dielectric capping on few-layer phosphorene transistors: tuning the Schottky barrier heights. *IEEE Electron Device Lett* 2014;35:795–7.
- [47] Na J, Lee YT, Lim JA, et al. Few-layer black phosphorus field-effect transistors with reduced current fluctuation. *ACS Nano* 2014;8:11753–62.
- [48] Li X, Du Y, Si M, et al. Mechanisms of current fluctuation in ambipolar black phosphorus field-effect transistors. *Nanoscale* 2016;8:3572–8.
- [49] Liang C, Su Y, Zhang EX, et al. Total ionizing dose effects on  $\text{HfO}_2$ -passivated black phosphorus transistors. *IEEE Trans Nucl Sci* 2017;64:170–5.
- [50] Na J, Park K, Kim JT, Choi WK, Song Y. Air-stable few-layer black phosphorus phototransistor for near-infrared detection. *Nanotechnology* 2017;28:85201.
- [51] Liu S, Huo N, Gan S, et al. Thickness-dependent Raman spectra, transport properties and infrared photoreponse of few-layer black phosphorus. *J Mater Chem C* 2015;3:10974–80.

- [52] Lu W, Nan H, Hong J, et al. Plasma-assisted fabrication of monolayer phosphorene and its Raman characterization. *Nano Res* 2014;7:853–9.
- [53] Wu BB, Zheng HM, Ding YQ, et al. Direct growth of  $\text{Al}_2\text{O}_3$  on black phosphorus by plasma-enhanced atomic layer deposition. *Nanoscale Res Lett* 2017;12:282.
- [54] Myhra S, Crossley JAA, Barsoum MW. Crystal-chemistry of the  $\text{Ti}_3\text{AlC}_2$  and  $\text{Ti}_4\text{AlN}_3$  layered carbide/nitride phases – characterization by XPS. *J Phys Chem Solids* 2001;62:811–7.
- [55] Xia F, Wang H, Jia Y. Rediscovering black phosphorus as an anisotropic layered material for optoelectronics and electronics. *Nat Commun* 2014;5:1–6.
- [56] Venugopal A, Colombo L, Vogel EM. Contact resistance in few and multilayer graphene devices. *Appl Phys Lett* 2010;96:013512.
- [57] Guo ZN, Zhang H, Lu SB, et al. From black phosphorus to phosphorene: basic solvent exfoliation, evolution of Raman scattering, and applications to ultrafast photonics. *Adv Funct Mater* 2015;25:6996.
- [58] Östling M, Haartman M. Low-frequency noise in advanced MOS devices. New York, USA: Springer-Verlag, 2007.
- [59] Kim JS, Joo MK, Piao XM, et al. Plasma treatment effect on charge carrier concentrations and surface traps in a-InGaZnO thin-film transistors. *J Appl Phys* 2014;115:114503.
- [60] Hooge FN.  $1/f$  noise is no surface effect. *Phys Lett A* 1969;29:139–40.
- [61] McWhorter AL. Semiconductor surface physics. Pennsylvania, USA: University of Pennsylvania Press, 1957.
- [62] Kwon H, Kang H, Jang J, Kim S, Grigoropoulos CP. Analysis of flicker noise in two-dimensional multilayer  $\text{MoS}_2$  transistors. *Appl Phys Lett* 2014;104:83110.
- [63] Yuan HW, Shen H, Li JJ, et al. Investigation of traps at  $\text{MoS}_2/\text{Al}_2\text{O}_3$  interface in nMOSFETs by low-frequency noise. *IEEE Electron Device Lett* 2016;37:516–8.

---

**Supplementary Material:** The online version of this article offers supplementary material (<https://doi.org/10.1515/nanoph-2020-0075>).