Design of a Class-D Audio Amplifier With Analog Volume Control for Mobile Applications

Karim El khadiri and Hassan Qjidaa

Abstract—A class-D audio amplifier with analog volume control (AVC) for portable applications is proposed in this paper. The proposed class-D consist of two sections. First section is an analog volume control which consists of an integrator, an analog MUX and a programmable gain amplifier (PGA). The AVC is implemented with three analog inputs (Audio, Voice, FM). Second section is a driver which consists of a ramp generator, a comparator, a level shifter and a gate driver. The driver is designed to obtain a low distortion and a high efficiency. Designed with 0.18 um IP6M CMOS technology, the class-D audio amplifier with AVC achieves a total root-mean-square (RMS) output power of 0.5W, a total harmonic distortion plus noise (THD+N) at the 8-Ω load less than 0.06% and a power efficiency of 90% with a total area of 1.74 mm2.

Keywords—Class-D amplifiers, analog volume control, pulse width modulation, ramp generator

I. INTRODUCTION

Small size, low-cost and high-efficiency class-D audio amplifiers are in widespread demand for mobile applications. Conventional linear amplifiers feature low-distortion performance but have several disadvantages versus market needs [1-2]. The main drawback using linear amplifiers is low efficiency. Low efficiency translates into more power dissipation inside the chip which uses a heat sink to dissipate the heat and also lowers the battery life. This increases the cost and the area of the audio solution.

A class-D amplifier is attractive because of the high power efficiency and low distortion by using PWM compared to a linear amplifier, which realizes a longer battery life and eliminates the heat sink requirement. This allows design of compact and low cost multi-channel high-power systems [3].

An analog-input closed-loop topology for audio class-D amplifiers has the potential of achieving very high audio performance because it can be designed with feedback from the power stage. Class-D amplifier using a pulse-density modulation (PDM) switching scheme [6] has reported good performance with 0.004% THD+N, 1W output power and 103dB DR. However, PDM switching has one drawback in comparison with PWM. The wide-band spread spectrum and tones of the PDM switching interfere with AM/FM radio signals, while the PWM switching scheme is able to control the carrier frequency to avoid such interference.

In a class-D amplifier, the audio signal is converted in to a high-frequency PWM signal whose pulse width varies with the amplitude of the audio signal. The varying-width pulses switch the output transistors of the class-D output stage at a fixed frequency. A low-pass filter (LPF) then converts the output pulses in to an amplified audio-signal that drives the speaker.

Most of the class-D reported in literature does not contain a module allowing the analog volume control for audio, voice and FM [18-19]. In this work we will propose a new architecture of a class-D audio amplifier with analog volume control for high efficiency and low THD.

The proposed class-D audio amplifier shown in Fig.1 consists of an analog volume control section and a driver section. The AVC section is composed of an integrator, an analog MUX, and a programmable gain amplifier (PGA). The driver section is composed of a ramp generator, a comparator, a level shifter and a gate driver targeted for portable applications. The Class-D is configured to drive a bridge-tied load (BTL) capable up delivering 0.5W of average power into a 8 Ω load at <1.0% THD+N from a nominal 3.6 V power supply at an audio frequency of 1kHz, while switching the output bridge at a frequencies of 320kHz, 294kHz, 320kHz for the audio and 333.33KHz for the voice. Shutdown for the Class-D is active low. Maximum recommended power supply for operation is 5.0V with a 5.5V absolute maximum supply voltage. The input resistance will be fixed to 200KΩ. Unlike traditional implementations utilizing binary modulation, the modulation scheme of the class-D allows for direct drive of a speaker in close proximity of the IC without the use of an output low-pass filter, while still maintaining a low quiescent current draw. However, it is expected in applications where the speaker is not located close to the amplifier that an output filter of some type will be used. In any case, the modulation allows for higher efficiency when compared to the traditional binary method. Quiescent current operation of the device while driving the load with no audio input signal will be targeted 6.0 mA maximum. A short circuit protection and limitation is implemented to increase device reliability.

The organization of this paper is as follows. Section II gives an overview of the single chip. Section III presents the design of the AVC, while Section IV addresses the design of driver section. The simulations results are shown in Section V, and conclusions are given in Section VI.

Authors are from Sidi Mouhamed Ben Abellah University, Dhar Mahraz Science Faculty, B.P.1796.Fez, Morocco (e-mail: {karim.elkhadiri, hassan.qjidaa}@usmba.ac.ma).
II. CHIP OVERVIEW

The block diagram of the proposed Class-D audio amplifier with AVC is shown in Fig. 1 which consists of an analog MUX, a PGA, a bias generator, an integrator, a comparator, a deglitch, a level shifter, a dead time, a driver, a power MOSFETs, and a ramp generator.

A. Analog mux

The analog MUX allow the selection between Audio, Voice and FM signals. The summation of two signals is supported. AIN<3:0> allows the selection and mixing of INM<4:1> and INP<4:1> as shown in TABLE I.

<table>
<thead>
<tr>
<th>AIN&lt;3:0&gt;</th>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Disable</td>
<td>All inputs disabled</td>
</tr>
<tr>
<td>0001</td>
<td>Enable Single Input</td>
<td>Single input (INP1-INM1)</td>
</tr>
<tr>
<td>0010</td>
<td>Enable Single Input</td>
<td>Single input (INP2-INM2)</td>
</tr>
<tr>
<td>0100</td>
<td>Enable Single Input</td>
<td>Single input (INP3-INM3)</td>
</tr>
<tr>
<td>1000</td>
<td>Enable Single Input</td>
<td>Single input (INP4-INM4)</td>
</tr>
<tr>
<td>0011</td>
<td>Summing 2 Inputs</td>
<td>Summing (INP1-INM1) &amp; (INP2-INM2)</td>
</tr>
<tr>
<td>0101</td>
<td>Summing 2 Inputs</td>
<td>Summing (INP1-INM1) &amp; (INP3-INM3)</td>
</tr>
<tr>
<td>0110</td>
<td>Summing 2 Inputs</td>
<td>Summing (INP2-INM2) &amp; (INP3-INM3)</td>
</tr>
<tr>
<td>1001</td>
<td>Summing 2 Inputs</td>
<td>Summing (INP1-INM1) &amp; (INP4-INM4)</td>
</tr>
<tr>
<td>1010</td>
<td>Summing 2 Inputs</td>
<td>Summing (INP2-INM2) &amp; (INP4-INM4)</td>
</tr>
<tr>
<td>1100</td>
<td>Summing 2 Inputs</td>
<td>Summing (INP3-INM3) &amp; (INP4-INM4)</td>
</tr>
</tbody>
</table>

B. Programmable Gain Amplifier

The programmable gain amplifier (PGA) is fully differential class A amplifier with common mode feedback. It integrates a chopper that acts for input offset voltage cancellation.

C. Bias Generator

The bias generator IBIAS generates bias currents for all sub block in the class D. The input bias current is 10uA.

D. Integrator

The Integrator INTEG performs error cancellation between the incoming signal and the output signal of the class D, the crossover frequency (0dB) of the integrator will be designed between 60 KHz and 120 KHz.

E. Comparator

The comparator COMP acts as pulse width modulator. It modulates the incoming analog signal with the triangular ramp (700mV). It generates the pulse width modulation PWM signal that controls the drivers.

F. Deglitch

The deglitch filter any glitch that occurs at the output of the comparator.

G. Level Shifter

The level shifter performed the level shifter between the low power VBAT and the power PVBAT dedicated to the Class D.

H. Dead Time

Tradeoff between minimum dead time that allow to avoid any shot circuit between P/N MOS. The beak before make have to
be implemented with the minimum dead time to allow better THD.

I. Driver

The drivers allow the control of the power MOSFETS. Acts as interface between the level shifter and the power MOSFETS.

J. Power MOSFETS

The power MOSFETS are main contributor to the efficiency to the signal power amplification.

K. Ramp Generator

The basic operation of the ramp generator RAMP is based on charging and discharging capacitors with constant current. The switching mode of ramp generator is synchronized to system clock. The class D will works at different frequencies that depend on the modes and the DAC Clock.

III. AVC Circuit Design

The analog volume control is proposed to provide the flexibility of having different amplifier gain settings. The main block of the AVC is PGA.

A. Programmable Gain Amplifier (PGA)

The proposed PGA is based on the conceptual scheme shown in Fig.2. It is a high-gain amplifier with resistor network feedback. The gain varies by changing the ratios of resistors R11/R12. If the gain of the operational is not high enough, the variation of the feedback factor results in variation of the bandwidth and hence increases the total harmonic distortion (THD) [7]. For cost-effective applications, the target of this PGA for audio and voice volume control is making possible to amplify the input signal from 0 to -24dB in steps of -3dB.

![Fig. 2. The proposed programmable gain amplifier](image)

The transfer function of the PGA can be expressed as:

\[
F = \frac{\text{VOUTP} - \text{VOUTM}}{\text{VINP} - \text{VINM}} = \frac{R_{12}}{R_{11}}
\]

(1)

With \( R_{11} = R_1 + R_2 + R_3 + R_4 + R_5 \) and \( R_{12} = R_6 + R_7 + R_9 + R_{10} \)

The gain and cutoff frequency of the PGA is:

\[
\text{Gain(dB)} = 20 \log\left(\frac{R_{12}}{R_{11}}\right) \quad \text{and} \quad f_c(\text{Hz}) = \frac{1}{2\pi R_{12} C}
\]

(2)

The value minimum of R11 is 200KΩ, thus the value of R12 is 200KΩ for 0dB and 20K for -24dB and for mute the value of R12 is 0Ω.

The matching of the PGA resistor is critical because portion of PSR and CMRR is due to mismatch of resistor.

\[
\frac{1}{\sqrt{\text{W} \cdot \text{L}}} \sim 12.2m \rightarrow \text{MM}(1\sigma) < 0.025
\]

(3)

The detailed architecture of PGA implementation is shown in Fig.3. The architecture including a resistance network and a high amplifier. For the PGA networks network the switches of decoder at not placed at input side, such as to optimize the THD of the class-D amplifier.

B. Differential Amplifier Circuit

The PGA using an amplifier with low input impedance and resistor-network feedback to achieve high linearity and wide bandwidth simultaneously. The pre-amplifier for PGA is shown in Fig.4 with common mode loop feedback and use PMOS input diff-pair for low noise, the integrator amplifier provides feedback control for the class-D output stage.

The transfer function of pre-amp can be expressed as:

\[
A = \frac{A_{v1} \cdot A_{v2}}{(1 + s \cdot r_{o1} \cdot A_{v1} + C)}
\]

(4)

With \( A_{v1} = \frac{g_m1 \cdot r_{o1}}{r_{o3}} \) and \( A_{v2} = \frac{g_{m6} \cdot r_{o6}}{r_{o6}} \)

Where \( g_{m1} \) and \( g_{m6} \) are the transconductance of the transistors M1, M6, and r01, r03, r06, r07 are output resistance of M1, M3, M6, M7. When the frequency is low, the pole created by Miller capacitor dominates.

Expression (4) could be reduced to:

\[
A \approx \frac{A_{v1} \cdot A_{v2}}{(1 + s \cdot r_{o1} \cdot A_{v2} \cdot c_c)}
\]

(5)

The Integrator performs error cancellation between the incoming signal and the output signal of the class D. The crossover frequency (0dB) of the integrator will be designed between 60 KHz and 120 KHz.

The differential amplifier and integrator are identical in design and layout.

The AVC’s main performances are summarized in Table II, it consumes less than 0.1uW from 1.8V supply. The gain increases linearly from 0dB to -24dB, as shown Fig.5, which reproduces the frequency responses for the main gain settings. The AVC features a mute control input pin. When this input is pulled to ground, the power amplifier internally disconnects the input signal. The INP and INM input pins sets the gain of AVC. The gains listed in Table II are achieved by changing the taps on the input resistor inside the amplifier.

IV. Driver Section Design

The driver section illustrated in Fig.1 consists of a ramp generator, a comparator, a level shifter, a gate driver and a power FET’s.

A. Ramp generator

Fig. 6 shows the circuit implementation of the proposed ramp generator which is generated by constant charging current into the capacitors C1 and C2, which is connected between the ground and successively cascode current source and cascode current sink.

The basic operation of the ramp generator is based on charging and discharging capacitors with constant current. The switching mode of ramp generator is synchronized with system clock. The class-D will works at different frequencies that depend on the modes and the DAC Clock. The input clock frequency Range of the ramp is: 250 kHz – 550 kHz.
Fig. 3. Detailed architecture of the PGA

Fig. 4. The schematic of differential amplifier
The trimming procedures of the ramp generator consists on putting a zero input signal, and adjust the trim code such as to get a 50% duty cycle PWM output signal. We use fourth trim<1:0> to trim the ramp amplitude to vdd/5 peak-to-peak and trim<3:2> to adjust the ramp continuity.

The current through R1 is the charging current, kept constant by forcing the voltage across R1 to equal VDD/2 by op amp, configured as follower voltage. The ramp slope is:

$$\frac{dV_{\text{ramp}}}{dt} = \pm \frac{VDD}{2R1 \times C}$$

(6)

The resistance R1 is adjusted by tow digital bits trim<1:0> for adjust finally the current charging, the ramp slope and Vramp peak-to-peak to equal Vdd/5.

The charges make in two phases PHI1 and PHI2:

a) In the phase PHI1, the switches PHI2 will be open and the switches PHI1 will be closed, the capacitor C1 will be in charge by constant current and the ramp output is the charge voltage of C1, thus Vout will be:

$$V_{\text{out}}(t) = \frac{VDD}{2} - R2 \times I \times \left(1 - e^{-t/RC}\right)$$

(7)

b) In the phase PHI2, the switches PHI1 will be open and the switches PHI2 will closed, the capacitor C2 will be in discharge by constant current, thus Vout will be:

$$V_{\text{out}}(t) = -\frac{VDD}{2R1 \times C} + \left(\frac{VDD}{2} + R2 \times I\right) \left(1 - e^{-t/RC}\right)$$

(8)
In the same way the capacitor C1 is in RC discharge,

\[ V_{c1}(t) = \left( \frac{VDD}{2} + R2 \cdot I \right) \left( 2e^{-\frac{t}{RC}} - 1 \right) \]  

(10)

As shown in Fig.7. The ramp output no continuity (\( \Delta V \neq 0 \)), such as the resistor R2 is adjusted by tow digital bits trim<3:2> to adjust the value of outp and outn. The first condition to get the continuity (\( \Delta V = 0 \)) of the ramp output is trim<3:2>=01, ie the value of R2=38.4K\( \Omega \) as shown in Fig. 8. The second condition to get ramp slope or ramp output peak-to-peak equal VDD/5 is trim<1:0>=10, ie the value of R1=55K\( \Omega \), and the third condition is that the half period T/2 will be large enough such that C2 voltage achieves 95% of its final value (ie \( \frac{VDD}{2} + R2 \cdot I \)). So the minimum input clock period with the value of two capacitors is C1=C2=C= 5pF is:

\[ T_{min} = 2R2 \cdot C \cdot \ln 20 = 2 \cdot 2.99 \cdot R2 \cdot C = 1.725 \mu s. \]

So the maximum input clock frequency \( F_{max} = 580 \) kHz.

At top Class-D level, we can adjust the value of two resistors R1 and R2, by putting on both inputs (positive and negative) of the class-D a constant signal equal to VDD/2 (ie a zero differential input signal is going to the class-D). Then we adjust the value of Trim such as to have on both outputs of the class-D a square signal with duty cycle equal 50%.

The advantage of the ramp generator is the reduction of inter-modulation in case of mixing of audio and voice.

### B. Comparator circuit

Fig. 9 shows the circuit implementation of the proposed comparator which is a rail-to-rail input circuit with constant \( G_{in} \) was designed to convert integrator output to PWM [16].

A simple rail-to-rail input can be easily constructed as a composite of P and N channel differential pairs, but this suffers from two drawbacks. First, at the extreme input range, only one input pair is active and so effective \( G_{in} \) is halved. Second, the large signal output current is also halved. Stabilization of the total \( G_{in} \) can be obtain by increasing the bias current in active differential pair by four, so that its \( G_{in} \) doubles when the other is inactive. Thus in normal operation each active differential pair have a current of 1, that give a total current of 2I, when one differential pair is inactive (\( G_{in}=0 \)), the other one have 4I and \( G_{in} \) double.

An enhanced input structure has been developed to achieve a constant current density at the output. At the input summer a total of current=2I is available whatever the common mode input level.

The current summation is a composite current mirror and current source. The current mirror is placed on n-channel side in order to increase speed.

For latch circuit, two sources follower M0 and M1 provide a feedback path to the input node. When the current comparator output is somewhere between logic levels, there is not enough gate bias to turn on either of source followers, and the circuit has high input impedance. However, once there has been some excursion from the inverter’s balance point, its gain produces a larger inverted output excursion, which quickly becomes large enough to turn either M0 or M1. Current is thus fed back to the transconductor output.

Consequently, the action of M0 and M1 is to provide an automatic clamp for the transconductor, maintaining the current summer devices in their normal active conditions. Fig. 11 shows the output and input signal versus time.

### C. Level shifter circuit

Fig.10 shows the circuit implementation of the proposed Level shifter circuit which translates the low power PWM signal to the gate drive circuit. We have optimized the P/N ratio to improve the delay. The main performances are summarized in Table III.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>delay from in rising to out rising</td>
<td>0.8 ns</td>
</tr>
<tr>
<td>delay from in falling to out falling</td>
<td>2.1 ns</td>
</tr>
</tbody>
</table>

### D. Gate driver

The gate driver acts as buffer to drive the gate of each device to prevent loading by each of the switching device’s parasitic capacitance. Fig.11 shows the circuit implementation of the proposed gate drive circuit and output Power FET’s have been designed to limit the rise and fall times of the output switching and reduced EMI without increasing the propagation delay and dead time. Dead time is a source of distortion and an important design parameter in class-D audio amplifiers [8].

Fig. 10. Level shift schematic

Fig. 11. Gate drive conceptual circuit
Fig. 6. Ramp generator schematic

Fig. 7. Ramp output before adjustment of Trim<3:3>

Fig. 8. Ramp output after adjustment of Trim<3:2>

Fig. 9. Rail-to-Rail comparator schematic
The dead time tradeoff between minimum dead time that allow to avoid any shot circuit between P/N MOS. The beat before make have to be implemented with the minimum dead time to allow better THD. The dead time control has been designed with new technique used which bases the turn on off one FET and inherent shoot-through limiting. Both PMOS and NMOS in the output stage are turned off during a dead time to prevent flow of cross conduction current directly from the supply to the ground, which degrades amplifier efficiency. Fig.12 and Fig.13 shows the turn-on time and dead-time when NMOS goes off and on, and PMOS goes on and off.

\[ V_{ds_{on}} \leq \frac{PVDD-Vp}{2} \]  

With \( \eta = \text{PWM duty cycle} \)
Assuming in first approach \( \eta = 94\% \), \( V_{ds_{on}} \approx 150\text{mV} \)
Since
\[ \frac{V_{ds_{on}}}{I_p} = \frac{1}{\frac{W}{L} \mu_n C_o (V_{gs} - V_t)} \]  

The main performances of the power stage are summarized in TABLE IV.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Time rising – No Load</td>
<td>4.1ns</td>
</tr>
<tr>
<td>Time falling – No Load</td>
<td>3.2ns</td>
</tr>
<tr>
<td>Dead time – 8 ( \Omega )</td>
<td>2.3ns</td>
</tr>
<tr>
<td>Prop Delay – 8 ( \Omega )</td>
<td>4ns</td>
</tr>
<tr>
<td>( R_{DS_{on}} )</td>
<td>116 m( \Omega )</td>
</tr>
<tr>
<td>( R_{DS_{on}} )</td>
<td>149 m( \Omega )</td>
</tr>
</tbody>
</table>

V. SIMULATION RESULTS

The design of a class-d audio amplifier with analog volume control has been implemented in a 0.18 um single-poly, six-metal, CMOS process for mobile applications. The Layout is shown in Fig.14. The active area is about 1.74 mm\(^2\). The power stages can occupy about half the area. Fig.15 and Fig.16 shows the THD+N versus output power into an 8\( \Omega \) load at 2.7V, 3.6V, 4.5V and 5.5Vsupplies for gain-6dB and for gain-12dB. The load for these measurements was Rspeaker = 8\( \Omega \), Lspeaker = 2*15\( \mu \)H and Cspeaker= 2*1nF as the speaker model and a 1-kHz test input signal was used in some measurements. The performance was quite good across a broad range of power delivered.

Fig.17 show the measurement results for TSNR versus input level into an 8\( \Omega \) load at 2.7V, 3.6V, 4.5V and 5.5Vsupplies for gain -6dB. Fig. 18 shows the power efficiency of amplifier versus varies the output power at 1 kHz and obtains a power efficiency of 90%.

Two power supplies are considered, VDD/GND supply the circuit whereas PVDD/PGND supply the power stage. VDD/GND supplies the circuit between the input signals to the gate drive sub circuit. Several simulations have been carried out over the temperature range, and its influence can be neglected. The consumption with no Load of the analog part is independent of the load but dependent on the power supply as shown Fig. 19.

A comparison between the proposed class-D amplifier and other state-of- the art amplifier is summarized in TABLE V.

E. Output stage

The PRMS is the root-mean-square power delivered to the load, \( V_p \) the peak output voltage (Vpp/2), and \( I_p \) the peak output current. \( P_{RMS} = \sqrt{\frac{V_p^2}{2}} \) so \( V_p = \sqrt{2 \cdot R_L \cdot P_{RMS}} \) \( I_p = \frac{\sqrt{2 \cdot P_{RMS}}}{R_L} \)  

Making ideal assumptions, PWM duty cycle = 100\%, MOS \( R_{DS_{on}} = 0 \Omega \), and \( R_L = 8\Omega \), \( P_{RMS}=500\text{mW} \). Since the amplifier must deliver a peak-to-peak output voltage greater than the power supply voltage, the load has to be differentially driven, involving on H-bridge power stage architecture [17]. In order to evaluate in a fast way the size of this output stage, it’s necessary to define the \( R_{DS_{on}} \) of MOS transistors to deliver the required output peak-to-peak voltage to the load. With the 0.18um technology, PMOS transistors have to be size 2.8 times greater than NMOS ones. With this ratio, the voltage drop across the N device is equal to the one across the P.
DESIGN OF A CLASS-D AUDIO AMPLIFIER WITH ANALOG VOLUME CONTROL FOR MOBILE APPLICATIONS

Fig. 14. Layout of the proposed Class-D amplifier with AVC

Fig. 15. THD+N versus output power with Gain-6dB

Fig. 17. TSNR versus input level with Gain-6dB

Fig. 16. THD+N versus output power with Gain-12dB

Fig. 18. Efficiency versus output power

Fig. 19. Current Consumption with no Load
VI. CONCLUSION

In conclusion, a novel class D audio amplifier with AVC has been successfully designed in 0.18 µm CMOS technology. Circuit design, simulation, analysis and layout design are all included in this study. The performance of class D audio amplifier is enhanced in this study. The proposed class-D amplifier use pulse with modulator (PWM) achieves high quality audio performance with a THD+N of 0.06%. An efficiency of 90% can be achieved with a 8-Ω load while delivering an output power of 0.5 W and the total area of the class-D amplifier is 1.47 mm². The results of this study show good efficiency and low distortion. The chip possesses super characteristics suitable for wireless and portable applications.

REFERENCES


---

**TABLE V**

**PERFORMANCE SUMMARY AND COMPARISON**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>THD+N (%)</td>
<td>0.018</td>
<td>0.03</td>
<td>0.7</td>
<td>0.022</td>
<td>0.08</td>
<td>0.1</td>
<td>0.06</td>
</tr>
<tr>
<td>Efficiency (%)</td>
<td>85.5</td>
<td>90</td>
<td>88</td>
<td>77</td>
<td>92</td>
<td>79</td>
<td>90</td>
</tr>
<tr>
<td>Supply (V)</td>
<td>2.7/4.9</td>
<td>3.7/5</td>
<td>3.3/18</td>
<td>3</td>
<td>2.7</td>
<td>2.3/4.8</td>
<td>2.5/5.5</td>
</tr>
<tr>
<td>Load (Ω)</td>
<td>8</td>
<td>4</td>
<td>8</td>
<td>32</td>
<td>-</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>Output power (W)</td>
<td>1.15</td>
<td>3.4</td>
<td>100</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>0.5</td>
</tr>
<tr>
<td>Fs(KHz)</td>
<td>320</td>
<td>-</td>
<td>384</td>
<td>-</td>
<td>500</td>
<td>-</td>
<td>48</td>
</tr>
<tr>
<td>Architecture</td>
<td>PWM</td>
<td>DPWM</td>
<td>PWM/DSM</td>
<td>∆Σ</td>
<td>SMC</td>
<td>PWM</td>
<td>PWM</td>
</tr>
<tr>
<td>Area(mm²)</td>
<td>1.01</td>
<td>1.59</td>
<td>48.9</td>
<td>1.6</td>
<td>1.6</td>
<td>0.42</td>
<td>1.47</td>
</tr>
<tr>
<td>Process</td>
<td>0.18 um CMOS</td>
<td>0.14 um CMOS</td>
<td>0.35 um CMOS</td>
<td>0.18 um CMOS</td>
<td>0.18 um CMOS</td>
<td>0.45 um CMOS</td>
<td>0.18 um CMOS</td>
</tr>
</tbody>
</table>